



1. Product Features

- $R_{DS(ON),typ}=2.8\Omega @ V_{GS}=10V$
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

2. Applications

- Adaptor
- Charger
- SMPS Standby Power

3. Pin configuration



| Pin | Function |
|-----|----------|
| 1 | Gate |
| 2 | Drain |
| 3 | Source |

4. Ordering Information

| Part Number | Package | Brand |
|-------------|---------|-------|
| KNM48150A | TO-247 | KIA |

5. Absolute maximum ratings

(T_c= 25°C , unless otherwise specified)

| Parameter | Symbol | Unit |
|---|----------------------------------|------|
| Drain-to-Source Voltage ¹⁾ | V _{DSS} | V |
| Gate-to-Source Voltage | V _{GSS} | |
| Continuous Drain Current | I _D | A |
| Pulsed Drain Current at V _{GS} =10V | I _{DM} | |
| Single Pulse Avalanche Energy | E _{AS} | mJ |
| Maximum Power Dissipation | T _c =25°C | W |
| | Derate above 25°C | |
| Soldering Temperature Distance of 1.6mm from case for 10 seconds | T _L | °C |
| Storage Temperature Range | T _J &T _{STG} | |

Caution: Stresses greater than those listed in the “Absolute Maximum Ratings” may cause permanent damage to the device.

6. Thermal characteristics

| Parameter | Symbol | Rating | Unit |
|---|------------------|--------|------|
| Thermal Resistance, Junction-to-Case | R _{θJC} | 0.39 | °C/W |
| Thermal Resistance, Junction-to-Ambient | R _{θJA} | 55 | °C/W |

7. Electrical characteristics

($T_J=25^\circ\text{C}$,unless otherwise specified)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
|---|----------------------------|--|------|------|-----------|---------------|
| Drain-source breakdown voltage | BV_{DSS} | $V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$ | 1500 | - | - | V |
| Drain-source leakage current | I_{DSS} | $V_{\text{DS}}=1500\text{V}, V_{\text{GS}}=0\text{V}$ | - | - | 1 | μA |
| | | $V_{\text{DS}}=1200\text{V}, T_C=125^\circ\text{C}$ | - | - | 500 | μA |
| Gate-source forward leakage | I_{GSS} | $V_{\text{GS}}=\pm 30\text{V}, V_{\text{DS}}=0\text{V}$ | - | - | ± 100 | nA |
| Drain-source on-resistance | $R_{\text{DS}(\text{on})}$ | $V_{\text{GS}}=10\text{V}, I_{\text{D}}=5.4\text{A}$ | - | 2.8 | 4 | Ω |
| Gate threshold voltage | $V_{\text{GS}(\text{TH})}$ | $V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$ | 2.5 | - | 4.5 | V |
| Gate Resistance | R_g | f=1 MHz Gate DC Bias=0, Test signal level=20mVopen drain | - | 1.17 | - | Ω |
| Input capacitance | C_{iss} | $V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}$ f=1MHz | - | 3385 | - | pF |
| Reverse transfer capacitance | C_{rss} | | - | 54.6 | - | pF |
| Output capacitance | C_{oss} | | - | 176 | - | pF |
| Total gate charge(10V) | Q_g | $V_{\text{DD}}=750\text{V}, I_{\text{D}}=9\text{A}$ $V_{\text{GS}}=0\sim 10\text{V}$ | - | 68 | - | nC |
| Gate-source charge | Q_{gs} | | - | 21 | - | nC |
| Gate-drain charge | Q_{gd} | | - | 25 | - | nC |
| Turn-on delay time | $t_{\text{d}(\text{on})}$ | $V_{\text{DD}}=750\text{V}, V_{\text{GS}}=10\text{V},$ $R_G=25\Omega, I_{\text{D}}=9\text{A}$ | - | 65 | - | ns |
| Rise time | t_r | | - | 186 | - | ns |
| Turn-off delay time | $t_{\text{d}(\text{off})}$ | | - | 82 | - | ns |
| Fall time | t_f | | - | 114 | - | ns |
| Continuous Source Current ²⁾ | I_{SD} | Integral PN-diode in MOSFET | - | - | 9 | A |
| Pulsed Source Current ²⁾ | I_{SM} | | - | - | 36 | A |
| Diode forward voltage | V_{SD} | $I_{\text{S}}=9\text{A}, V_{\text{GS}}=0\text{V},$ | - | - | 1.3 | V |
| Reverse Recovery Time | t_{rr} | $V_{\text{GS}}=0\text{V}, I_{\text{F}}=9\text{A},$ $dI_{\text{F}}/dt=100\text{A}/\mu\text{s}$ | - | 461 | - | nS |
| Reverse Recovery Charge | Q_{rr} | | - | 3.36 | - | nC |

Note:

1) $T_J=+25^\circ\text{C}$ to $+150^\circ\text{C}$

2) Pulse width $\leq 380\text{us}$; duty cycle $\leq 2\%$.

8. Test circuits and waveforms

Figure 1.Safe operating area




Figure 2.Thermal impedance




Figure 3.Output characteristics




Figure 4.Transfer characteristics




Figure 5.Normalized BV_{DSS} vs temperature




Figure 6.Static drain-source on resistance




Figure 7.Gate charge vs gate-source voltage




Figure 8.Capacitance variations




Figure 9.Normalized gate threshold voltage vs temperature




Figure 10.Normalized on resistance vs temperature





Figure 11.Source-drain diode forward characteristics



9. Test Circuits and Waveform




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3 . 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms