

1. Description

- SGT MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$

2. Features

- $R_{DS(ON)}=2.4\text{m}\Omega$ (typ.) @ $V_{GS}=10\text{V}$
- 100% UIS Tested
- 100% ∇V_{DS} Tested

3. Applications

- DC-DC Converters
- Power management functions
- Synchronous-rectification applications

4. Pin configuration



Pin	Function
1,2,3	Source
4	Gate
5,6,7,8	Drain

5. Ordering Information

Part Number	Package	Brand
KCY3206B	DFN5*6	KIA

6. Absolute maximum ratings

TC=25°C unless otherwise specified

Parameter		Symbol	Ratings	Unit
Drain-to-Source Voltage		V _{DSS}	60	V
Gate-to-Source Voltage		V _{GSS}	±20	V
Continuous Drain Current (Silicon limited)		I _D	155	A
Continuous Drain Current ¹⁾	T _C =25°C	I _D	95	A
	T _C =100°C	I _D	60	A
Pulsed Drain Current ²⁾		I _{DM}	390	A
Avalanche Energy ³⁾		EAS	500	mJ
Total Power Dissipation ⁴⁾		P _D	120	W
Operation Junction Temperature Range		T _J	-55 to 150	°C
Storage Temperature Range		T _{STG}	-55 to 150	°C

7. Thermal characteristics

Parameter	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	R _{θJC}	1.04	°C/W
Thermal Resistance, Junction-to-Ambient ⁵⁾	R _{θJA}	20	°C/W

8. Electrical characteristics

($T_J=25^\circ\text{C}$, unless otherwise notes)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	60	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=60\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.2	1.6	2.5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=20\text{A}$	-	2.4	2.8	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=15\text{A}$	-	2.7	3.4	$\text{m}\Omega$
Diode Forward Voltage	V_{SD}	$I_{\text{S}}=20\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
Maximum Body-Diode Continuous Current	I_{S}		-	-	95	A
Input Capacitance	C_{iss}	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, f=100\text{KHZ}$	-	5960	-	pF
Output Capacitance	C_{oss}		-	1260	-	pF
Reverse Transfer Capacitance	C_{rss}		-	90	-	pF
Total Gate Charge	Q_g	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=50\text{V}, I_{\text{D}}=50\text{A}$	-	95	-	nC
Gate-Source Charge	Q_{gs}		-	19	-	nC
Gate-Drain Charge	Q_{gd}		-	16	-	nC
Reverse Recovery Charge	Q_{rr}	$I_F=25\text{A}, dI/dt=100\text{A/us}$	-	75	-	nC
Reverse Recovery Time	t_{rr}		-	70	-	ns
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{GS}}=10\text{V}, V_{\text{DD}}=30\text{V}, I_{\text{D}}=25\text{A}, R_{\text{GEN}}=2\Omega$	-	23.5	-	ns
Turn-on Rise Time	t_r		-	6.9	-	ns
Turn-off Delay Time	$t_{\text{d}(\text{off})}$		-	80.5	-	ns
Turn-off fall Time	t_f		-	27.5	-	ns

Notes:

- 1). The maximum current rating is package limited.
- 2). Repetitive rating; pulse width limited by max. junction temperature.
- 3). $V_{\text{DD}}=50\text{ V}$, $R_G=25\Omega$, $L=0.5\text{mH}$, starting $T_J=25^\circ\text{C}$.
- 4). P_D is based on max. junction temperature, using junction-case thermal resistance.
- 5). The value of $R_{\theta JA}$ is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_a=25^\circ\text{C}$.

9. Typical Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. Drain-Source on Resistance




Figure6. Drain-Source on Resistance




Figure 7. Safe Operation Area




Figure 8. Drain-source breakdown voltage




Figure 9. Transient thermal impedance

10. Test Circuits and Waveforms

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test




Figure D: Diode Recovery Test Circuit & Waveforms

