



1. Features

- Proprietary New Trench Technology
- $R_{DS(ON)}=2.2\text{m}\Omega(\text{typ.}) @ V_{GS}=10\text{V}$
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

2. Applications

- High efficiency DC/DC Converters
- Synchronous Rectification
- UPS Inverter

3. Symbol



Pin	Function
4	Gate
5,6,7,8	Drain
1,2,3	Source

4. Ordering Information

Part Number	Package	Brand
KNY2404A	DFN5*6	KIA

5. Absolute maximum ratings

$T_C=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Rating	Units
Drain-source voltage ¹⁾	V_{DSS}	40	V
Gate-to-Source Voltage	V_{GSS}	± 20	V
Continuous drain current ^{2),3)}	$T_C=25^\circ\text{C}$	I_D	A
	$T_C=100^\circ\text{C}$	I_D	A
Pulsed Drain Current at $V_{GS}=10\text{V}$ ^{2,4)}	I_{DM}	560	A
Single pulse avalanche energy	E_{AS}	1200	mJ
Peak Diode Recovery dv/dt ³⁾	dv/dt	5.0	V/ns
Power dissipation	P_D	108	W
Derate above 25°C		2.0	W/ $^\circ\text{C}$
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	T_L T_{PAK}	300 260	$^\circ\text{C}$
Operating junction and storage temperature range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

6. Thermal characteristics

Parameter	Symbol	Rating	Unit
Thermal resistance junction-case	$R_{\theta JC}$	1.15	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$

7. Electrical characteristics

($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	40	-	-	V
Drain-source leakage current	I_{DSS}	$V_{\text{DS}}=40\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	uA
		$V_{\text{DS}}=32\text{V}, T_C=125^\circ\text{C}$			100	
Gate-source forward leakage	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Drain-source on-resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=50\text{A}$ ⁵⁾	-	2.2	3.0	mΩ
Gate threshold voltage	$V_{\text{GS}(\text{TH})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.0	-	4.0	V
Forward Transconductance	g_{fs}	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=80\text{A}$ ⁵⁾	-	221	-	S
Gate Series Resistance	R_{G}	$f=1\text{MHz}$	-	2.1	-	Ω
Input capacitance	C_{iss}	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}$ $f=1\text{MHz}$	-	4.82	-	pF
Reverse transfer capacitance	C_{rss}		-	0.41	-	pF
Output capacitance	C_{oss}		-	0.66	-	pF
Total gate charge	Q_g	$V_{\text{DD}}=20\text{V}, I_{\text{D}}=80\text{A}$ $V_{\text{GS}}=0\sim 10\text{V}$	-	94	-	nC
Gate-source charge	Q_{gs}		-	26	-	nC
Gate-drain charge	Q_{gd}		-	27	-	nC
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=20\text{V}, V_{\text{GS}}=10\text{V},$ $R_{\text{G}}=2.5\Omega, I_{\text{D}}=80\text{A}$		20		ns
Rise time	t_r			23		ns
Turn-off delay time	$t_{\text{d}(\text{off})}$			54		ns
Fall time	t_f			20		ns
Continuous Source Current ²⁾	I_{SD}	Integral PN-diode in MOSFET			140	A
Pulsed Source Current ²⁾	I_{SM}		-	-	560	
Diode forward voltage	V_{SD}	$I_{\text{S}}=80\text{A}, V_{\text{GS}}=0\text{V},$	-	0.9	1.5	V
Reverse Recovery Time	t_{rr}	$V_{\text{GS}}=0\text{V}, I_{\text{F}}=80\text{A},$ $dI_{\text{F}}/dt=100\text{A}/\mu\text{s}$ ⁴⁾	-	46	-	nS
Reverse Recovery Charge	Q_{rr}		-	19	-	nC

Note:

- 1) $T_J=+25^\circ\text{C}$ to $+150^\circ\text{C}$
- 2) Silicon limited current only.
- 3) Package limited current.
- 4) Repetitive rating; pulse width limited by maximum junction temperature.
- 5) Pulse width $\leq 380\mu\text{s}$; duty cycle $\leq 2\%$.

8. Typical operating characteristics

Figure 1. Maximum Effective Thermal Impedance, Junction-to-Case




Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 3. Maximum Continuous Drain Current vs Case Temperature




Figure 4. Typical Output Characteristics
















Figure 5. Typical Drain-to-Source ON Resistance vs. Gate Voltage







9. Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3.1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms