



1. Features

- Advanced trench process technology
- High density cell design for ultra low on-resistance
- Fully characterized avalanche voltage and current

2. Applications

- $V_{DSS}=30V, R_{DS(on)}=6.5m\Omega, I_D=50A$
- $V_{ds}=30V$
- $R_{DS(ON)}=6.5m\Omega(\text{Max.}), V_{GS}@10V, I_{ds}@30A$
- $R_{DS(ON)}=9.5m\Omega(\text{Max.}), V_{GS}@4.5V, I_{ds}@30A$

3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source
4	Drain

4. Maximum ratings and thermal characteristics

($T_A=25^\circ\text{C}$,unless otherwise notes)

Rating	Symbol	Value	Unit	
Drain-source voltage	V_{DS}	30	V	
Gate-source voltage	V_{GS}	± 20	V	
Continuous drain current	I_D	50	A	
Pulsed drain current ¹⁾	I_{DM}	200	A	
Maximum power dissipation	$T_A=25^\circ\text{C}$	P_D	60	W
	$T_A=75^\circ\text{C}$	P_D	23	W
Operating junction and storage temperature range	T_J/T_{STG}	-55 to 150	$^\circ\text{C}$	
Junction-to-case thermal resistance	$R_{\theta JC}$	1.8	$^\circ\text{C}/\text{W}$	
Junction-to ambient thermal resistance (PCB mount) ²⁾	$R_{\theta JA}$	50	$^\circ\text{C}/\text{W}$	

Note:1.Repetitive rating:pulse width limited by the maximum junction temperature



2.1-in² 2oz Cu PCB board

3.Guaranteed by design;not subject to production testing

5. Ordering information

Part number	Package
KIA50N03	TO-251,TO-252,TO-220

6. Typical application circuit



7. Electrical characteristics

(Ta=25°C,unless otherwise notes)

Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Units
Static						
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0V,I _D =250μA	30	-	-	V
Drain-source on-state rasistancem	R _{DS(ON)}	V _{GS} =4.5V,I _D =30A	-	9.5	13.0	mΩ
		V _{GS} =10V,I _D =30A	-	6.5	9.0	mΩ
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =-250μA	1	1.8	3	V
Forward transconductance	g _{fs}	V _{DS} =15V,I _D =15A	-	12	-	S
Zero gate voltage drain current	I _{DSS}	V _{DS} =25V,V _{GS} =0V	-	-	1	μA
Gate-source forward leakage	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
Dynamic³⁾						
Total gate charge	Q _g	I _D =35A V _{DS} =15V V _{GS} =10V	-	10		nC
Gate-source charge	Q _{gs}			3.5		nC
Gate-drain (“miller”)charge	Q _{gd}		-	3		nC
Turn-on delay time	t _{d(off)}	V _{DD} =15V I _D =1A R _G =6Ω R _L =15Ω V _{GEN} =10V	-	12	-	ns
Rise time	t _r		-	4	-	ns
Turn-off delay time	t _{d(off)}		-	32	-	ns
Fall time	t _f		-	6	-	ns
Input capacitance	C _{iss}	V _{GS} =0V V _{DS} =15V f=1.0MHz	-	1300	-	pF
Output capacitance	C _{oss}		-	270	-	pF
Reverse transfer capacitance	C _{rss}		-	145	-	pF

Source-drain diode

Parameter	Symbol	Test condition	Min.	Typ.	Max.	Units
Diode forward voltage	V _{SD}	I _s =20A,V _{GS} =0V	-	0.87	1.5	V
Max.diode forward current	I _s		-	-	20	A

Notes:Pulse width≤300μs,duty cycle≤2%

8. Test circuits and waveforms




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform