

1. Features

- $R_{DS(on)}=9.0\text{m}\Omega(\text{typ.})$ @ $V_{GS}=10\text{V}$
- Super low gate charge
- Green device available
- Excellent CdV/dt effect decline
- Advanced high cell density trench technology


2. Description

The KIA3706A is the high cell density trenched N-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications. The KIA3706A meet the RoHs and Green Product requirement.

3. Symbol



DFN3*3



Pin	Function
4	Gate
5,6,7,8	Drain
1,2,3	Source

4. Ordering information

Part Number	Package	Brand
KNG3706A	DFN3*3	KIA

5. Absolute maximum ratings

Parameter		Symbol	Rating	Units
Drain-source voltage		V _{DSS}	60	V
Gate-source voltage		V _{Gs}	±20	V
Continuous drain current ¹	T _c =25 °C	I _D	50	A
	T _c =100°C		28	
Pulsed drain current ²		I _{DM}	100	A
Single pulse avalanche energy ³		EAS	72.2	mJ
Avalanche current		I _{AS}	38	A
Total power dissipation ⁴	T _c =25°C	P _D	42	W
Storage Temperature Range		T _{STG}	-55 to 150	°C
Operating Junction Temperature Range		T _J	-55 to 150	°C

6. Thermal characteristics

Parameter	Symbol	Typ	Max	Units
Thermal resistance, junction-ambient ¹	R _{θJA}	-	75	°C/W
Thermal resistance, Junction-case ¹	R _{θJC}	-	3	°C/W

7.Electrical characteristics

($T_J=25^\circ\text{C}$,unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-Source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	60	-	-	V
Static drain-source on- resistance ²	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=8\text{A}$	-	9.0	12	$\text{m}\Omega$
Gate threshold voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	1.2	-	2.5	V
Drain-Source Leakage Current	I_{DSS}	$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=0\text{V}, T_J=25^\circ\text{C}$	-	-	1	μA
		$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=0\text{V}, T_J=55^\circ\text{C}$	-	-	5	
Gate-source leakage current	I_{GSS}	$V_{\text{GS}}=+20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Forward transconductance	g_{FS}	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=8\text{A}$	-	72	-	S
Gate resistance	R_g	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}=0\text{V}, f=1.0\text{MHz}$	-	1.6	-	Ω
Total gate charge(4.5V)	Q_g	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=4.5\text{V}$ $I_{\text{D}}=-8\text{A}$	-	28.2	-	nC
Gate-source charge	Q_{gs}		-	10.3	-	
Gate-drain charge	Q_{gd}		-	10	-	
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=-30\text{V}, R_G=3.3\Omega, V_{\text{GS}}=10\text{V}$ $I_{\text{D}}=8\text{A}$	-	10.2	-	ns
Rise time	t_r		-	9.0	-	
Turn-off delay time	$t_{\text{d}(\text{off})}$		-	63	-	
Fall time	t_f		-	4.8	-	
Input capacitance	C_{iss}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=-15\text{V}$ $F=1.0\text{MHz}$	-	3220	-	pF
Output capacitance	C_{oss}		-	210	-	
Reverse transfer capacitance	C_{rss}		-	145	-	
Diode characteristics						
Continuous source current ^{1.5}	I_s	$V_G=V_D=0\text{V}, \text{Force current}$	-	-	50	A
Pulsed source current ^{2.5}	I_{SM}		-	-	100	A
Diode forward voltage ²	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=\text{A}, T_J=25^\circ\text{C}$	-	-	1.2	V
Reverse recovery time	t_{rr}	$I_F=8\text{A}, dI/dt=100\text{A/us}, T_J=25^\circ\text{C}$	-	18	-	nS
Reverse recovery charge	Q_{rr}		-	15	-	nC

Note:1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2. The data tested by pulsed, pulse width $\leq 300\text{us}$,duty cycle $\leq 2\%$.
3. The EAS data shows Max.rating. The test condition is $V_{\text{DD}}=25\text{V}, V_{\text{GS}}=10\text{V}, L=0.1\text{mH}, I_{\text{AS}}=38\text{A}$.
4. The power dissipation is limited by 150°C junction temperature.
5. The data is theoretically the same as I_{D} and I_{DM} , in real applications, should be limited by total power dissipation.

8. Test circuits and waveforms




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform