


1. Features

- $R_{DS(on)}=42\text{m}\Omega(\text{typ})$ @ $V_{GS}=10\text{V}$
- 100% EAS guaranteed
- Green device available
- Super low gate charge
- Excellent CdV/dt effect decline
- Advanced high cell density trench technology

2. Description

The KIA35P10A uses advanced trench MOSFET technology to provide excellent $R_{DS(ON)}$ and gate charge for use in a wide variety of other applications. The KIA35P10A meet the RoHS and Green product requirement, 100% EAS guaranteed with full function reliability approved.

3. Symbol



4. Absolute maximum ratings

Parameter	Symbol	Rating	Units
Drain-source voltage	V_{DS}	-100	V
Gate-source voltage	V_{GS}	± 20	V
Continuous drain current $V_{GS} @ -10\text{V}^1$	I_D	-35	A
$T_c = 100^\circ\text{C}$		-23	
Pulsed drain current ²	I_{DM}	-100	A
Single pulse avalanche energy ³	EAS	345	mJ
Avalanche current	I_{AS}	28	A
Total power dissipation ⁴	P_D	104	W
Junction and storage temperature range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$
Thermal resistance-junction to ambient ¹	$R_{\theta JA}$	62	$^\circ\text{C/W}$
Thermal resistance-junction to case ¹	$R_{\theta JC}$	1.2	$^\circ\text{C/W}$

5.Electrical characteristics

($T_J=25^\circ\text{C}$,unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-Source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-100	-	-	V
Drain-Source Leakage Current	I_{DSS}	$V_{\text{DS}}=-100\text{V}, V_{\text{GS}}=0\text{V}, T_J=25^\circ\text{C}$	-	-	-50	μA
Gate-source leakage current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Gate threshold voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	-1.2	-1.8	-2.5	V
Static drain-source on- resistance ²	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-10\text{A}$	-	42	55	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-8\text{A}$	-	46	60	
Forward transconductance	g_{FS}	$V_{\text{DS}}=-10\text{V}, I_{\text{D}}=-10\text{A}$	-	32	-	S
Total gate charge	Q_g	$V_{\text{DS}}=-80\text{V}, V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-14\text{A}$	-	92	-	nC
Gate-source charge	Q_{gs}		-	17.5	-	
Gate-drain charge	Q_{gd}		-	14	-	
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=-50\text{V}, R_{\text{G}}=3.3\Omega, V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-14\text{A}$	-	20.5	-	ns
Rise time	t_r		-	32.2	-	
Turn-off delay time	$t_{\text{d}(\text{off})}$		-	123	-	
Fall time	t_f		-	63.7	-	
Input capacitance	C_{iss}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=-25\text{V}, F=1.0\text{MHZ}$	-	4920	-	pF
Output capacitance	C_{oss}		-	223	-	
Reverse transfer capacitance	C_{rss}		-	125	-	
Diode characteristics						
Continuous source current ^{1.5}	I_s	$V_G=V_D=0\text{V}, \text{Force current}$	-	-	-35	A
Diode forward voltage ²	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=-1\text{A}, T_J=25^\circ\text{C}$	-	-	1.2	V
Reverse recovery time	t_{rr}	$I_F=-14\text{A}, dI/dt=100\text{A/us}, T_J=25^\circ\text{C}$	-	31.2	-	nS
Reverse recovery charge	Q_{rr}		-	31.97	-	nC

Note:1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2. The data tested by pulsed, pulse width $\leqslant 300\text{us}$,duty cycle $\leqslant 2\%$.
3. The EAS data shows Max.rating. The test condition is $V_{\text{DD}}=-25\text{V}, V_{\text{GS}}=-10\text{V}, L=0.88\text{mH}, I_{\text{AS}}=-28\text{A}$.
4. The power dissipation is limited by 150 °C junction temperature.
5. The data is theoretically the same as I_{D} and I_{DM} , in real applications, should be limited by total power dissipation.

6. Test circuits and waveforms




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Typical S-D Diode Forward Voltage




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform