



1. Features

- $R_{DS(on)}=42\text{m}\Omega(\text{typ})$ @ $V_{GS}=10\text{V}$
- 100% EAS guaranteed
- Pb-Free, RoHS Compliant
- Super low gate charge
- Excellent Cdv/dt effect decline
- Advanced high cell density trench technology

2. Description

The KPX8610C uses advanced trench MOSFET technology to provide excellent $R_{DS(ON)}$ and gate charge for use in a wide variety of other applications. The KPX8610C meet the RoHS and Green product requirement, 100% EAS guaranteed with full function reliability approved.

3. Symbol



Pin	Function
1	Gate
2	Drain
3	Source

4. Ordering Information

Part Number	Package	Brand
KPD8610C	TO-252	KIA

5. Absolute maximum ratings

Parameter	Symbol	Rating	Units
Drain-source voltage	V_{DS}	-100	V
Gate-source voltage	V_{GS}	± 20	V
Continuous drain current $V_{GS} @ -10V^1$	I_D	-35	A
		-23	
Pulsed drain current ²	I_{DM}	-100	A
Single pulse avalanche energy ³	EAS	345	mJ
Avalanche current	I_{AS}	28	A
Total power dissipation ⁴	P_D	104	W
Junction and storage temperature range	T_J, T_{STG}	-55 to 150	°C

6. Thermal characteristics

Parameter	Symbol	Rating	Unit
Thermal resistance, Junction-to-case ¹	R_{thJC}	1.2	°C/W
Thermal Resistance Junction-Ambient ¹	R_{thJA}	62	°C/W

7. Electrical characteristics

($T_J=25^\circ\text{C}$,unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-Source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-100	-	-	V
Drain-Source Leakage Current	I_{DSS}	$V_{\text{DS}}=-100\text{V}, V_{\text{GS}}=0\text{V}, T_J=25^\circ\text{C}$	-	-	-1	μA
Gate-source leakage current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Gate threshold voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	-1.0	-1.9	-3.0	V
Static drain-source on- resistance ²	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-18\text{A}$	-	42	55	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-12\text{A}$	-	46	60	
Total gate charge	Q_g	$V_{\text{DS}}=-10\text{V}, V_{\text{GS}}=-10\text{V}$ $I_{\text{D}} = -15\text{A}$	-	72	-	nC
Gate-source charge	Q_{gs}		-	18	-	
Gate-drain charge	Q_{gd}		-	50	-	
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=-10\text{V},$ $R_G=3.3\Omega, V_{\text{GS}}=-10\text{V}$ $I_{\text{D}}=-18\text{A}$	-	23	-	ns
Rise time	t_r		-	50	-	
Turn-off delay time	$t_{\text{d}(\text{off})}$		-	26	-	
Fall time	t_f		-	38	-	
Input capacitance	C_{iss}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=-10\text{V}$ $F=1.0\text{MHZ}$	-	4060	-	pF
Output capacitance	C_{oss}		-	120	-	
Reverse transfer capacitance	C_{rss}		-	20	-	
Diode characteristics						
Continuous source current ^{1.5}	I_s	$T_A=25^\circ\text{C}$	-	-	-35	A
Diode forward voltage ²	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{s}}=-20\text{A}, T_J=25^\circ\text{C}$	-	-	1.2	V

- Note:1. Pulse width limited by maximum allowable junction temperature
2. The data tested by pulsed, pulse width $\leqslant 300\text{us}$,duty cycle $\leqslant 2\%$.
 3. The EAS data shows Max.rating. The test condition is $V_{\text{DD}}=50\text{V}, V_{\text{GS}}=-10\text{V}, L=0.88\text{mH}, I_{\text{AS}}=-28\text{A}$.
 4. The power dissipation is limited by 150°C junction temperature.
 5. The data is theoretically the same as I_{D} and I_{DM} , in real applications, should be limited by total power dissipation.

8. Test circuits and waveforms





Fig1. Typical Output Characteristics



T_j - Junction Temperature (° C)
T_c, Case Temperature (° C)





Fig3. Typical Transfer Characteristics



T_j - Junction Temperature (° C)




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area




Fig7. Typical Capacitance Vs. Drain-Source Voltage




Fig8. Typical Gate Charge Vs. Gate-Source Voltage




Fig10. Switching Time Test Circuit and waveforms