

## 1. Features

- $R_{DS(on)}=78\text{m}\Omega(\text{typ})$  @  $V_{GS}=10\text{V}$
- 100% EAS guaranteed
- Green device available
- Super low gate charge
- Excellent Cdv/dt effect decline
- Advanced high cell density trench technology

## 2. Description

The KIA23P10A uses advanced trench MOSFET technology to provide excellent  $R_{DS(ON)}$  and gate charge for use in a wide variety of other applications. The KIA23P10A meet the RoHS and Green product requirement, 100% EAS guaranteed with full function reliability approved.

## 3. Symbol



## 4. Absolute maximum ratings

Parameter	Symbol	Rating	Units
Drain-source voltage	$V_{DS}$	-100	V
Gate-source voltage	$V_{GS}$	$\pm 20$	V
Continuous drain current $V_{GS} @ -10\text{V}^1$	$I_D$	-23	A
		-16	
Pulsed drain current <sup>2</sup>	$I_{DM}$	-75	A
Single pulse avalanche energy <sup>3</sup>	EAS	157.2	mJ
Avalanche current	$I_{AS}$	18.9	A
Total power dissipation <sup>4</sup>	$P_D$	96	W
Junction and storage temperature range	$T_J, T_{STG}$	-55 to 150	°C
Thermal resistance-junction to ambient <sup>1</sup>	$R_{\theta JA}$	62	°C/W
Thermal resistance-junction to case <sup>1</sup>	$R_{\theta JC}$	1.3	°C/W

## 5.Electrical characteristics

( $T_J=25^\circ\text{C}$ ,unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-Source breakdown voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-100	-	-	V
Drain-Source Leakage Current	$I_{\text{DSS}}$	$V_{\text{DS}}=-100\text{V}, V_{\text{GS}}=0\text{V}, T_J=25^\circ\text{C}$	-	-	-50	$\mu\text{A}$
Gate-source leakage current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
Gate threshold voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	-1.2	-1.7	-2.5	V
Static drain-source on- resistance <sup>2</sup>	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-10\text{A}$	-	78	95	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-8\text{A}$	-	86	110	
Forward transconductance	$g_{\text{FS}}$	$V_{\text{DS}}=-10\text{V}, I_{\text{D}}=-10\text{A}$	-	24	-	S
Total gate charge	$Q_g$	$V_{\text{DS}}=-50\text{V}, V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-20\text{A}$	-	44.5	-	nC
Gate-source charge	$Q_{\text{gs}}$		-	9.13	-	
Gate-drain charge	$Q_{\text{gd}}$		-	5.93	-	
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=-50\text{V}, R_{\text{G}}=3.3\Omega, V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-10\text{A}$	-	12	-	ns
Rise time	$t_r$		-	27.4	-	
Turn-off delay time	$t_{\text{d}(\text{off})}$		-	79	-	
Fall time	$t_f$		-	53.6	-	
Input capacitance	$C_{\text{iss}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=-20\text{V}, F=1.0\text{MHZ}$	-	3029	-	pF
Output capacitance	$C_{\text{oss}}$		-	129	-	
Reverse transfer capacitance	$C_{\text{rss}}$		-	76	-	
Diode characteristics						
Continuous source current <sup>1.5</sup>	$I_s$	$V_G=V_D=0\text{V}, \text{Force current}$	-	-	-23	A
Diode forward voltage <sup>2</sup>	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=-1\text{A}, T_J=25^\circ\text{C}$	-	-	1.2	V
Reverse recovery time	$t_{\text{rr}}$	$I_{\text{F}}=-8\text{A}, dI/dt=100\text{A/us}, T_J=25^\circ\text{C}$	-	38.7	-	nS
Reverse recovery charge	$Q_{\text{rr}}$		-	22.4	-	nC

Note:1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.

2. The data tested by pulsed, pulse width  $\leqslant 300\text{us}$ ,duty cycle  $\leqslant 2\%$ .
3. The EAS data shows Max.rating. The test condition is  $V_{\text{DD}}=-25\text{V}, V_{\text{GS}}=-10\text{V}, L=0.88\text{mH}, I_{\text{AS}}=-18.9\text{A}$ .
4. The power dissipation is limited by 150 °C junction temperature.
5. The data is theoretically the same as  $I_{\text{D}}$  and  $I_{\text{DM}}$ , in real applications, should be limited by total power dissipation.

## 6. Test circuits and waveforms




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Typical S-D Diode Forward Voltage




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$




Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform