

1. Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.



2. Features

- $R_{DS(ON)}=72\text{ m}\Omega @ V_{GS}=10\text{V}$
- Improved dv/dt capability
- Fast switching
- 100% EAS guaranteed
- Green device available

3. Applications

- Networking
- Load switch
- Led applications

4. Symbol



Pin	Function
1	Gate
2	Drain
3	Source
4	Drain

5. Absolute maximum ratings

($T_A=25^\circ\text{C}$,unless otherwise noted)

Parameter	Symbol	Rating	Units
Drain-source voltage	V_{DSS}	100	V
Gate-source voltage	V_{GSS}	± 20	V
Operating junction temperature range	T_J	-50 to 150	$^\circ\text{C}$
Storage temperature range	T_{STG}	-50 to 150	$^\circ\text{C}$
Continuous drain current	I_D	15	A
$T_C=100^\circ\text{C}$		9.5	A
Pulsed drain current ¹	I_{DM}	60	A
Maximum power dissipation	P_D	50	W
Derate above 25 °C		0.4	W/ $^\circ\text{C}$

6. Thermal characteristics

Parameter	Symbol	Rating	Unit
Thermal resistance,Junction-ambient	$R_{\theta JA}$	62	$^\circ\text{C}/\text{W}$
Thermal resistance,Junction-case	$R_{\theta JC}$	2.5	$^\circ\text{C}/\text{W}$

7. Electrical characteristics

($T_A=25^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100	-	-	V
BV_{DSS} temperature coefficient	$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Reference to 25°C , $I_{\text{D}}=1\text{mA}$	-	0.05	-	$\text{V}/^\circ\text{C}$
Zero gate voltage drain current	I_{DSS}	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$ $T_J=25^\circ\text{C}$	-	-	1	μA
		$V_{\text{DS}}=80\text{V}, V_{\text{GS}}=0\text{V}$ $T_J=125^\circ\text{C}$	-	-	10	
Gate threshold voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.2	1.6	2.5	V
$V_{\text{GS}(\text{th})}$ temperature coefficient	$\Delta V_{\text{GS}(\text{th})}$		-	-5	-	$\text{mV}/^\circ\text{C}$
Forward transconductance	g_{fs}	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=3\text{A}$	-	8.7	-	S
Gate leakage current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Drain-source on-state resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{DS}}=5\text{A}$	-	72	90	$\text{m}\Omega$
Gate resistance	R_g	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	-	1.3	2.6	Ω
Diode forward voltage	V_{SD}	$I_{\text{SD}}=1\text{A}, V_{\text{GS}}=0\text{V}, T_J=25^\circ\text{C}$	-	-	1	V
Reverse recovery time ²	t_{rr}	$I_{\text{S}}=1\text{A}, V_{\text{GS}}=30\text{V}$ $dI_{\text{SD}}/dt=100\text{A}/\mu\text{s}, T_J=25^\circ\text{C}$	-	-	-	nS
Reverse recovery charge ²	Q_{rr}		-	-	-	nC
Input capacitance	C_{iss}	$V_{\text{DS}}=50\text{V}, V_{\text{GS}}=0\text{V},$ $f=1\text{MHz}$	-	1480	2150	pF
Output capacitance	C_{oss}		-	480	700	
Reverse transfer capacitance	C_{rss}		-	35	55	
Turn-on delay time ^{2,3}	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=30\text{V}, I_{\text{D}}=1\text{A},$ $R_G=3.3\Omega, V_{\text{GS}}=10\text{V}$	-	2.9	6	ns
Rise time ^{2,3}	t_r		-	9.5	18	
Turn-off delay time ^{2,3}	$t_{\text{d}(\text{off})}$		-	18.4	35	
Fall time ^{2,3}	t_f		-	5.3	10	
Total gate charge ^{2,3}	Q_g	$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=10\text{V}$ $I_{\text{D}}=5\text{A}$	-	9.3	13	nC
Gate-source charge ^{2,3}	Q_{gs}		-	2.1	4.2	
Gate-drain charge ^{2,3}	Q_{gd}		-	1.8	4	
Continuous source current	I_s	$V_G=V_D=0\text{V}$, force current	-	-	15	A
Pulsed source current	I_{SM}		-	-	60	A

Note : 1. Repetitive rating, pulse width limited by maximum junction temperature

2. The data tested by pulse, pulse width $\leq 300\text{us}$ duty cycle $\leq 2\%$.

3. Essentially independent of operating temperature.

8. Test circuits and waveforms




Fig.1 Continuous Drain Current vs. TC




Fig.2 Normalized RDSON vs. TJ




Fig.3 Normalized Vth vs. TJ




Fig.4 Gate Charge Characteristics




Fig.5 Normalized Transient Impedance




Fig.6 Maximum Safe Operation Area




Fig.7 Switching Time Waveform




Fig.8 Gate Charge Waveform