



1. Description

This Power MOSFET is produced using KIA's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

2. Features

- $R_{DS(on)} = 130\text{m } \Omega$ @ $V_{GS} = 10\text{V}$
- High density cell design for ultra low R_{Dson}
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

3. Pin configuration



| Pin | Function |
|-----|----------|
| 1 | Gate |
| 2 | Drain |
| 3 | Source |
| 4 | Drain |

4. Absolutemaximum ratings

($T_C = 25^\circ\text{C}$, unless otherwise noted)

| Parameter | Symbol | Rating | Units |
|---|----------------|----------|------------------|
| Drain-source voltage | V_{DSS} | 150 | V |
| Gate-source voltage | V_{GSS} | ± 20 | V |
| Drain current continuous | I_D | 12 | A |
| Drain current pulsed (note 1) | I_{DM} | 50 | A |
| Total power dissipation | P_D | 55 | W |
| Operating and storage temperature range | T_J, T_{STG} | -55~+175 | $^\circ\text{C}$ |

5. Thermal characteristics

| Parameter | Symbol | Rating | Unit |
|---|------------|--------|---------------------------|
| Thermal resistance,Junction-case (note 2) | R_{thJC} | 2.7 | $^\circ\text{C}/\text{W}$ |







6. Electrical characteristics

($T_C=25^\circ\text{C}$, unless otherwise noted)

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
|--|--------------------------|---|-----|-----|------|------------------|
| Off characteristics | | | | | | |
| Drain-source breakdown voltage | BV_{DSS} | $V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$ | 150 | - | - | V |
| Zero gate voltage drain current | I_{DSS} | $V_{\text{DS}}=150\text{V}, V_{\text{GS}}=0\text{V}$ | - | - | 1 | μA |
| Gate-body leakage current | Forward | $V_{\text{GS}}=20\text{V}, V_{\text{DS}}=0\text{V}$ | - | - | 100 | nA |
| | Reverse | $V_{\text{GS}}=-20\text{V}, V_{\text{DS}}=0\text{V}$ | - | - | -100 | nA |
| On characteristics | | | | | | |
| Gate threshold voltage | $V_{\text{GS(th)}}$ | $V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$ | 1.5 | 2.0 | 2.5 | V |
| Static drain-source on-resistance | $R_{\text{DS(on)}}$ | $V_{\text{GS}}=10\text{V}, I_{\text{D}}=5\text{A}$ | - | 130 | 160 | $\text{m}\Omega$ |
| Forward transconductance | g_{FS} | $V_{\text{DS}}=15\text{V}, I_{\text{D}}=10\text{A}$ | - | 15 | - | S |
| Dynamic characteristics | | | | | | |
| Input capacitance | C_{iss} | $V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$ | - | 900 | - | pF |
| Output capacitance | C_{oss} | | - | 115 | - | pF |
| Reverse transfer capacitance | C_{rss} | | - | 70 | - | pF |
| Switching characteristics | | | | | | |
| Turn-on delay time | $t_{\text{d(on)}}$ | $V_{\text{DD}}=75\text{V}, I_{\text{D}}=1\text{A}, R_{\text{L}}=75\Omega, V_{\text{GS}}=10\text{V}, R_{\text{GEN}}=6\Omega$ | - | 8 | - | ns |
| Rise time | t_{r} | | - | 10 | - | ns |
| Turn-off delay time | $t_{\text{d(off)}}$ | | - | 20 | - | ns |
| Fall time | t_{f} | | - | 15 | - | ns |
| Total gate charge | Q_{g} | | - | 19 | - | nC |
| Gate-source charge | Q_{gs} | $V_{\text{DS}}=75\text{V}, I_{\text{D}}=1.5\text{A}, V_{\text{GS}}=10\text{V}$ | - | 5.5 | - | nC |
| Gate-drain charge | Q_{gd} | | - | 7 | - | nC |
| Drain-source diode characteristics and maximum ratings | | | | | | |
| Drain-source diode forward voltage(note 3) | V_{SD} | $V_{\text{GS}}=0\text{V}, I_{\text{SD}}=12\text{A}$ | - | - | 1.2 | V |
| Continuous drain-source current (note 2) | I_{SD} | | - | - | 12 | A |

Notes: 1.Repetitive rating: pulse width limited by maximum junction temperature

2. Surface mounted on FR4 board, $t \leq 10\text{sec}$.
3. Pulse test: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
4. Guaranteed by design, not subject to production

7. Test circuits and waveforms**Typical Electrical and Thermal Characteristics (Curves)**




Figure 7 Capacitance vs Vds




Figure 9 BV_{dss} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 $V_{GS(\text{th})}$ vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance