



1. Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficient switched mode power supplies, active power factor correction, electronic lamp ballast based on half bridge topology.

2. Features

- 9A, 900V, $R_{DS(on)}=1.12\Omega$ @ $V_{GS}=10$ V
- Low gate charge (typical 70 nC)
- Low C_{rss} (typical 14pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- RoHS compliant

3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source

4. Absolute maximum ratings

(T _C = 25 °C , unless otherwise specified)				
Parameter		Symbol	Ratings	Units
Drain-source voltage		V _{DSS}	900	V
Drain current	T _C =25°C	I _D	9.0	A
	T _C =100°C		5.7	A
Drain current (note1)		I _{DM}	36	A
Gate-source Voltage		V _{GSS}	± 30	V
Single pulsed avalanche energy (note2)		E _{AS}	900	mJ
Avalanche current (note1)		I _{AR}	9.0	A
Repetitive avalanche energy (note1)		E _{AR}	28	mJ
Peak diode recovery dv/dt (note 3)		dv/dt	4.0	V/ns
Power dissipation	T _C =25°C	P _D	280	W
	Derate above 25°C		2.22	W/°C
Operating and storage temperature range		T _J , T _{STG}	-55 to +150	°C
Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		T _L	300	°C

5. Thermal characteristics

Parameter	Symbol	Typ	Max	Units
Thermal resistance, junction-to-case	R _{θJC}	-	0.45	°C/W
Thermal resistance, case-to-sink	R _{θCS}	0.24	-	°C/W
Thermal resistance, junction-to-ambient	R _{θJA}	-	40	°C/W

6. Electrical characteristics

($T_c=25^\circ\text{C}$, unless otherwise notes)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Off characteristics						
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	900	-	-	V
Zero gate voltage drain current	I_{DSS}	$V_{\text{DS}}=900\text{V}, V_{\text{GS}}=0\text{V}$	-	-	10	μA
		$V_{\text{DS}}=720\text{V}, T_c=125^\circ\text{C}$	-	-	100	μA
Gate-body leakage current	Forward	$V_{\text{GS}}=30\text{V}, V_{\text{DS}}=0\text{V}$	-	-	100	nA
	Reverse	$V_{\text{GS}}=-30\text{V}, V_{\text{DS}}=0\text{V}$	-	-	-100	nA
Breakdown voltage temperature coefficient	$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	$I_{\text{D}}=250\mu\text{A}$ Referenced to 25°C	-	0.9	-	$\text{V}/^\circ\text{C}$
On characteristics						
Gate threshold voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	3.0	-	5.0	V
Static drain-source on-resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=4.5\text{A}$	-	1.12	1.4	Ω
Forward transconductance	g_{FS}	$V_{\text{DS}}=40\text{V}, I_{\text{D}}=4.5\text{A}$ (note 4)	-	9.0	-	S
Dynamic characteristics						
Input capacitance	C_{ISS}	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	-	2780		pF
Output capacitance	C_{OSS}		-	228		pF
Reverse transfer capacitance	C_{RSS}		-	28		pF
Switching characteristics						
Turn-on delay time	$t_{\text{D}(\text{ON})}$	$V_{\text{DD}}=450\text{V}, I_{\text{D}}=9.0\text{A}, R_{\text{G}}=25\Omega$ (note 4, 5)	-	55		ns
Rise time	t_{R}		-	130		ns
Turn-off delay time	$t_{\text{D}(\text{OFF})}$		-	110		ns
Fall time	t_{F}		-	80		ns
Total gate charge	Q_{G}	$V_{\text{DS}}=720\text{V}, I_{\text{D}}=9.0\text{A}, V_{\text{GS}}=10\text{V}$ (note 4, 5)	-	70		nC
Gate-source charge	Q_{GS}		-	13.5	-	nC
Gate-drain charge	Q_{GD}		-	27	-	nC
Drain-source diode characteristics and maximum ratings						
Maximum continuous drain-source diode forward current	I_{S}		-	-	9.0	A
Maximum pulsed drain-source diode forward current	I_{SM}		-	-	36.0	A
Drain-source diode forward voltage	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=9.0\text{A}$	-	-	1.4	V
Reverse recovery time	t_{RR}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=9.0\text{A}, dI_{\text{F}}/dt=100\text{A}/\mu\text{s}$ (note 4)	-	850	-	ns
Reverse recovery charge	Q_{RR}		-	10	-	μC

- Note:
- Repetitive rating : pulse width limited by maximum junction temperature
 - $L=21\text{mH}, I_{\text{AS}}=9.0\text{A}, V_{\text{DD}}=50\text{V}, R_{\text{G}}=25\Omega$, starting $T_J=25^\circ\text{C}$
 - $I_{\text{SD}} \leq 9.0\text{A}, dI/dt \leq 200\text{A}/\mu\text{s}, V_{\text{DD}} \leq \text{BV}_{\text{DSS}}$, Starting $T_J=25^\circ\text{C}$
 - Pulse test : pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
 - Essentially independent of operating temperature

7. Test circuits and waveforms




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage
Variation vs. Source Current
and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature







Figure 11. Transient Thermal Response Curve






Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms